

XT Node Architecture

Let's Review: Dual Core v. Quad Core

Dual Core


- Core
 - 2.6Ghz clock frequency
 - SSE SIMD FPU (2flops/cycle = 5.2GF peak)
- Cache Hierarchy
 - L1 Dcache/lcache: 64k/core
 - L2 D/I cache: 1M/core
 - SW Prefetch and loads to L1
 - Evictions and HW prefetch to L2
- Memory
 - Dual Channel DDR2
 - 10GB/s peak @ 667MHz
 - 8GB/s nominal STREAMs

Quad Core

- Core
 - 2.1Ghz clock frequency
 - SSE SIMD FPU (4flops/cycle = 8.4GF peak)
- Cache Hierarchy
 - L1 Dcache/lcache: 64k/core
 - L2 D/I cache: 512 KB/core
 - L3 Shared cache 2MB/Socket
 - SW Prefetch and loads to L1,L2,L3
 - Evictions and HW prefetch to L1,L2,L3
- Memory
 - Dual Channel DDR2
 - 12GB/s peak @ 800MHz
 - 10GB/s nominal STREAMs


Cray XT4 Node

- 4-way SMP
- >35 Gflops per node
- Up to 8 GB per node
- OpenMP Support within socket




Cray XT5 Node

- 8-way SMP
- >70 Gflops per node
- Up to 32 GB of shared memory per node
- OpenMP Support




AMD Opteron Processor –Dual Core




- 36 entry FPU instruction scheduler
- 64-bit/80-bit FP Realized throughput (1 Mul + 1 Add)/cycle: 1.9 FLOPs/cycle
- 32-bit FP Realized throughput (2 Mul + 2 Add)/cycle: 3.4+ FLOPs/cycle

Simplified memory hierarchy on the AMD Opteron – Dual Core



Core IPC Improvements – Quad Core


- Improve Branch Prediction.
- TLB enhancements.
- More out of order Ld/St capability.
- New Instructions
 - POPCNT / LZCNT
 - EXTRQ / INSERTQ
 - MOVNTSD / MOVNTSS
- Fastpath support for FP to Integer data movement.




Core IPC - FastPath ? Macro-Ops? Micro-Ops?

What are these? Do I care? – (how to talk to the compiler guy)

Quad Core



Simplified memory hierachy on the Quad Core AMD Opteron – Quad Core



BACK TO TUTORIAL

